

International Seminar on Advances in Research in the area of Computer Science

Runtime Aware Architectures

Abstract:

In the last few years, the traditional ways to keep the increase of hardware performance to the rate predicted by the Moore's Law have vanished. When uni-cores were the norm, hardware design was decoupled from the software stack thanks to a well defined Instruction Set Architecture (ISA). This simple interface allowed developing applications without worrying too much about the underlying hardware, while hardware designers were able to aggressively exploit instruction-level parallelism (ILP) in superscalar processors. With the irruption of multi-cores and parallel applications, this simple interface started to leak. As a consequence, the role of decoupling again applications from the hardware was moved to the runtime system.

Efficiently using the underlying hardware from this runtime without exposing its complexities to the application has been the target of very active and prolific research in the last years.

Current multi-cores are designed as simple symmetric multiprocessors (SMP) on a chip. However, we believe that this is not enough to overcome all the problems that multi-cores already have to face. It is our position that the runtime has to drive the design of future multi-cores to overcome the restrictions in terms of power, memory, programmability and resilience that multi-cores have. In this talk, we introduce a first approach towards a Runtime-Aware Architecture (RAA), a massively parallel architecture designed from the runtime's perspective.



Mateo Valero, www.bsc.es/cv-mateo/, is a professor in the Computer Architecture Department at Universitat Politècnica de Catalunya, in Barcelona. His research interests focus on high performance architectures. He has published approximately 600 papers, has served in the organization of more than 300 International Conferences and he has given more than 400 invited talks. He is the director of the Barcelona Supercomputing Centre, the National Centre of Supercomputing in Spain.

Lugar: Sala de Usos Múltiples

Formato: Presencial y por Videoconferencia

<http://www.transmisionenlinea.upev.ipn.mx/cic.html>

Interesados en recibir la señal por videoconferencia favor de ponerse en contacto con el Ing. José Luis Hernández Valencia, Jefe de Departamento de Medios de Comunicación Educativa de la UPEV-IPN Tel. 57296000 Exts. 51686/51680, email: jlhernandez@ipn.mx

Mayores informes en el 57296000
Ext. 56608 y 56609 o correo drpi@cic.ipn.mx

Fecha: 17 de octubre

Hora: 12:00 Hrs.